MAHARASHTF (Autonomous) (ISO/IEC - 2700

WINTER – 19EXAMINATION

Subject Code:

22323

Subject Name: Digital Techniques and Microprocessor Model Answer

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
No.	Q. N.		Scheme
Q.1		Attempt any FIVE of the following:	10-Total
Q.1		Attempt any FIVE of the following.	Marks
	a)	List one application of each of following	2M
		(i) Gray code	
		(ii) ASCII code	
	Ans:	(i) Gray codes are used for error correction in digital communication system.	1M
		(ii)ASCII codes are used for identifying characters and numerals in a keyboard.	Each
	b)	State the principle of multiplexer and mention its two types.	2M
	Ans:	Principle of multiplexer	1M
		Multiplexer is a circuit with many inputs and only one output. By applying control signals on select lines we can direct any input to the output.	1M
		Types 4:1,16:1 etc	
	c)	Draw the circuit of one bit memory cell.	2M
	Ans: d)	Circuit :	2M 2M
	u)	List reatures of 8080 micropricessor.(Any 100r)	Z 1 VI



MAHARASHTF (Autonomous)	Í	BOARD OF TECHNICAL EDUCATION
	ANNES IVONIN	

Ans:	(Note: Consider any 4)	2M
	Features of 8086 microprocessor	
	1)It requires +5v power supply.	
	2)It has 20 bit address bus, can acceess $2^{20} = 1$ MB memory location.	
	3)16 bit data bus.	
	4)It is a 16 bit processor having 16 bit ALU,16 bit registers.	
	5)It has instruction queue which is capable of storing 6 instruction bytes from the memory	
	for faster processing.	
	6)It has pipelining, fetch and execute stage for improving performance.	
	7)It has 256 vectored interrupts.	
	8)Clock range is 5-10 MHz.	
e)	Convert the following numbers into Hexadecimal number.	2M
	(i) $(10110111)_2 = (?)_{16}$	
	(ii) $(567)_8 = (?)_{16}$	
Ans:	(i) $(10110111)_2 = (B7)_{16}$	2M
	(ii) $(567)8 = (177)_{16}$	
f)	State four characteristics of RISC processor.	2M
Ans:	1)Reduced instruction set.	2M
	2)Simple addressing mode.	
	3)RISC processor consumes less power and has high performance.	
	4)Instruction is of uniform fixed length.	
	5)Large number of registers.	
g)	Give example of any two types of addressing mode of 8086	2M
Ans:	1)Direct addressing mode	
	Eg:MOV CL,[1234]	
	2)Immediate addressing mode	
	Eg:MOV AX,0005H	Any two
	3)Register addressing mode	1M each
	Eg: MOV AX,BX	
	4)Base indexed addressing mode	
	Eg:MOV CL,[BX+SI]	

Q.2		Attempt any THREE of the following:	12-Total Marks
	a)	Perform the following subtaction using 1's compliment and 2's compliment (1010 0101) ₂ - (1110 1110) ₂ .	4M
	Ans:	Subtaction using 1's compliment $(1010\ 0101)_2 - (1110\ 1110)_2$. Find 1's complement of the subtrahend 00010001 Add minuend 00010001 + <u>10100101</u>	

	Subtaction using 2's compliment	
	Find 1's complement of the subtrahend 00010001+1=00010010+ Add minuend 10100101 10110111	
	Since there is no carry, answer is –ve and is in its 2's complement form. The answer is -01001001	
b)	Simplify the given equation into standard SOP form $Y = AB + A\overline{C} + BC$ and represent the same equation in standard POS form.	4M
Ans:	given equation $Y = AB + A\overline{c} + Bc$ Multiplying by the sum of missing term and its complement $Y = AB(e+\overline{c}) + A\overline{c}(B+\overline{B}) + Bc(A+\overline{A})$ $\therefore A+\overline{A}=1$ $= ABC + AB\overline{c} + AB\overline{c} + AB\overline{c} + ABC + \overline{ABC}$ $= ABC + AB\overline{c} + AB\overline{c} + AB\overline{c} + \overline{ABC}$ Sop form Determine the binary numbers 111, 110, 100, 011 The numbers ishich are not included are 000, 001, 010, 4, 101	2M
	Pos form can be noutten as (A+B+c) (A+B+c) (A+B+c) (A+B+c) Pos	2M

MAHARASHTI

Ans:	D J J K Flip Flop K Q		4M
	Input is transferred after a delay Used in shift registers	When T=1, output toggles Used in counters, frequency dividers	
	D Qn+1	T Qn+1	
	0 0 1 1	0 Qn 1 Qn	
d)	Describe the characteristics of digital IC's (A	Any four).	4M
Ans:	Characteristics of digital IC's are 1)Fan out:It is the number of loads that the out 2)Power dissipation:Power consumed by the ga 3)Propagation delay:Time for the signal to prop	the when fully driven by all its inputs.	1M each

4)Noise margin:The maximum noise voltage added to an input signal that does not cause undesirable change in output.Fan in:It is the number of inputs connected to the gate without any degradation in the voltage level.


Operating Temperature: It is the range of temperature in which the performance of IC is effective.

Figure of merit: It is the product of speed and power.

Q.3		Attempt any THREE of the following:	12-Total Marks
	a)	Reduce the following Boolean expression using laws of Boolean algebra and realize using logic gates. $Y = (A + BC) (B + \overline{C}A)$	4M


BOARD OF TECHNICAL EDUCATION


MAHARASHTF (Autonomous)





	mov [di], ax	;write number to destination array	
	add si,2	;increment source memory pointer	
	add di,2	;increment destination memory pointer	
	loop up	;check word counter for zero ,if not zero then read up number from	
	array		
	ends		
	end		
		lentify the inputs and outputs. Name the circuit and draw its	
c)	truth table. Refer Fig .!		4M
Ans:		given circuit,	4 M
		J Chi Circuity	
		a cap - Cap - D	
	C	3 - (a+) - (a2) - 0 E	
	Give	s circuit is S-R flip flop (clocked), where	
		A = set	
		2 = clock B = Rest	
	outputs	D = Q	
		E = ā	
	It can b	ed SR flipflop is an edge triggered SR flipflop.	
	t. post	ave edge higgered 2 Negative edge laggered.	
	S -	P P P P P	
	cik -	to to to the company	
	187		








BOARD OF TECHNICAL EDUCATION

Ans:	$F(A,B,C,D) \Sigma m (0, 1, 2, 3, 5, 7, 8, 9, 11, 14)$ $F(A, B, C, D) \Sigma m (0, 1, 2, 3, 5, 7, 8, 9, 11, 14)$	4M
b)	Minimize the four variable logic function using K- map.	4M
	end	
	ends	
	else read next number	
	loop up ; decrement byte counter i if byte counter=0 then exit	
	Inc Si ; Increment memory pointer	
	next:	
	inc sum_msp ; increment msb counter	
	jnc next ; if sum > 8 bit	
	add sum_lsb,ay; add with sum	
	mov al, [si]; Read byte memory	
	mov si, offset array ; initialize memory pointer,	
	mov cx, 10 ; initiative byte counter	
	mov ds, ax	
	nov ax, @ data i initialize data sigment	
	sum_msb db o	
	Sum_leb db 0	
	array olb offh, 11h, 22h, 33h, 44h, 55h, 66h, 77h, 88h, 99h.	
	· data	

BOARD OF TECHNICAL EDUCATION

tified)

MAHARASHTF (Autonomous)





Ans:	•	Use of Fla		r' Micro	onro o o o	cor 8086 1	haa 16 h	sit flog n	egister a	mong whic	h 9 bits	
		_			-			-	-	-		2N
										of the pr		
						lt after an	y arithm	netic and	d logical	operation	the flag	
		bits becon	· · ·		· /							
		Carry Flag				•	-	-				
		Auxiliary							per nibble	2.		
		Parity Fla										
		Zero Flag							tion is ze	ero.		
		Sign Flag							1	1		
			-): Set 1	11 resu	It is too la	arge to I	fit in the	e number	rs bits avail	lable to	
		accommo										
		Control F	-	FE), Cat	1 if pro	arom oon	ha min i	in cincle	astan			
						ogram can						
										om higher n	nemory	
			dress to l	-		-	yees are	write 0.	i icau iic		nemory	
	•				•		our seg	ment re	egister o	f 16 bit ea	nch ie	2N
										a memory l		
										gment of n		
										s the segr		
										point loca		
1												
		stack segr		e memo	ry, usec	i to store o	lata tem	iporaing	y on the s	stack.		
e)		stack segr	ment of th		-			iporaring	y on the s	stack.		4 N
e) Ans:	Descril Half Ad	stack segr be the con lder using	nent of th struction k-map:	n of half	adder	using K -	- map.				as two	
	Descril Half Ad Half	stack segr be the con lder using	nent of th struction k-map: combinat	of half	gic circ	using K - uit with ty	- map. wo input A and B.	ts and tv		t , circuit h	as two	4N 2N
	Descril Half Ad Half	stack segr be the con Ider using adder is a	nent of th struction k-map: combinat	tional lo	gic circ	using K - uit with tw o inputs A	- map. wo input A and B.	ts and tv			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "o 41 B	nent of th struction k-map: combinat carry" and	tional lo	gic circ	using K - uit with tw o inputs A	- map. wo input A and B.	ts and tv			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a	nent of th struction k-map: combinat carry" and	tional lo d "sum"	gic circ , and tw	uit with tw o inputs 2 Sum (3	- map. wo input A and B.	ts and tv			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "o 41 B	nent of th struction k-map: combinat carry" and	tional lo d "sum"	gic circ , and tw	uit with tw o inputs 2 Sum (3	- map. wo input A and B.	ts and tw			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "o 41 B	nent of th struction k-map: combinat carry" and	tional lo d "sum"	adder gic circ , and tw	using K - uit with tw o inputs A Sum (s (am) ()	- map. wo input A and B.	ts and tw			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "o 41 B	nent of th struction k-map: combinat carry" and	tional lo d "sum"	gic circ	uit with tw o inputs A Sum (3	- map. wo input A and B.	ts and tw			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "o 41 B	nent of th struction k-map: combinat carry" and	tional lo d "sum"	adder gic circ , and tw	using K - uit with tw o inputs A Sum (s (am) ()	- map. wo input A and B.	ts and tw			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "o 41 B	nent of th struction k-map: combinat carry" and	tional lo d "sum"	adder gic circ , and tw	using K - uit with tw o inputs A Sum (s (am) ()	- map. wo input A and B.	ts and tw			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "o 41 B	nent of th struction k-map: combinat carry" and	tional lo d "sum"	adder gic circ , and tw	using K - uit with tw o inputs A Sum (s (am) ()	- map. wo input A and B.	ts and tw			as two	
	Descril Half Ad Half outputs	stack segr be the con Ider using adder is a namely "a 45 B	nent of th struction k-map: combinat carry" and	tional lo d "sum"	adder gic circ , and tw	using K - uit with tw o inputs A Sum (s (am) ()	- map. wo input A and B.	ts and tw			as two	



		construction Using Kmap	
		For sum for carry	
		A B B B A B B	
		$\overline{A} \circ \overline{(1)} + \overline{AB} = \overline{A} \circ \overline{(1)} + \overline{AB}$	
		AB	2M
		Booleon expression for sum(s) and carry (c) outputs	
		are obtained from k-map as follows.	
		$S = \overline{A}B + A\overline{B} = A \oplus B$	
		C = AB	
		circuit of Hall Adden $sum S = (A \oplus B) = A B + A B$	
		~ ~)) / ·	
		B of the carry = A B.	
Q.5		Attempt any TWO of the following	
		Affemnt any I will of the following	
Q.5			12-Total Marks
Q.J	(a)	Write an assembly language program to find the factorial of a number using looping	
Q.5	(a)	Write an assembly language program to find the factorial of a number using looping process.	Marks
	(a) Ans:	Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT	Marks
		Write an assembly language program to find the factorial of a number using looping process.	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW?	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS CODE SEGMENT	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE START:MOVAX,DATA MOV DS,AX	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE START:MOVAX,DATA MOV DS,AX CALL FACTORIAL	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE START:MOVAX,DATA MOV DS,AX CALL FACTORIAL MOVAH,4CH	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_LSBDW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE START:MOVAX,DATA MOV DS,AX CALL FACTORIAL MOVAH,4CH INT 21H	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE START:MOVAX,DATA MOV DS,AX CALL FACTORIAL MOVAH,4CH	Marks 6M
		Write an assembly language program to find the factorial of a number using looping process. DATA SEGMENT A DW0005H FACT_LSBDW? FACT_MSBDW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE START:MOVAX,DATA MOV DS,AX CALL FACTORIAL MOVAH,4CH INT 21H FACTORIAL PROC	Marks 6M

possible input combinations, "logic 1", "logic 0", "no change" and "toggle". The symbol for a JK flip flop is similar to that of an SR Bistable Latch as seen in the previous tutorial except for the addition of a clock input. The Basic JK Flip-flop Toggles on leading edge SR flip-flop of clock signal J 🔴 οQ J-K J 🔘 ●Q Flip-flop Clkō Clk 🔿 • Q ΚΦ O O Κo Ē Symbol Circuit

Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs. Then this equates to: J = S and K = R.

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and Q. This cross coupling of the SR flip-flop allows the previously invalid condition of S = "1" and R = "1" state to be used to produce a "toggle action" as the two inputs are now interlocked.

If the circuit is now "SET" the J input is inhibited by the "0" status of Q through the lower NAND gate. If the circuit is "RESET" the K input is inhibited by the "0" status of Q through the upper NAND gate. As Q and Q are always different we can use them to control the input. When both inputs J and K are equal to logic "1", the JK flip flop toggles as shown in the following truth table.

Also when both the J and the K inputs are at logic level "1" at the same time, and the clock input is pulsed "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visa- versa. These results in the JK flip flop acting more like a T-type toggle flip-flop when both terminals are "HIGH". Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period (T) must be kept as short as possible (high frequency). As this is sometimes not possible with modern TTL IC's the much improved Master-Slave JK Flip-flop was developed.	CLK	J	Κ	Q_{n+1}	$\overline{Q}_{n+1} \\$	Description	2M
$\begin{array}{ c c c c c c c c } \hline \hline & 0 & 1 & 0 & 1 & Reset Condition \\ \hline \hline & 1 & 0 & 1 & 0 & set Condition \\ \hline \hline & 1 & 0 & 1 & 0 & set Condition \\ \hline \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline \hline & 1 & 1 & \overline{Q}_n & Reset Condition \\ \hline \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Reset Condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & 1 & 1 & \overline{Q}_n & \overline{Q}_n & \overline{Q}_n & \overline{Q}_n & \overline{Q}_n \\ \hline & 1 & 1 & \overline{Q}_n \\ \hline & 1 & 1 & 1 & \overline{Q}_n \\ \hline & 1 & 1 & 1 & \overline{Q}_n \\ \hline & 1 & 1 & 1 & \overline{Q}_n &$	1,0,↑	Х	Х	Qn	\overline{Q}_n	No Change	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	\downarrow	0	0	Qn	\overline{Q}_n	No Change	
$\begin{array}{ c c c c c c } \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline \hline & 1 & 1 & \overline{Q}_n & Q_n & Toggle condition \\ \hline & Then the JK flip-flop is basically an SR flip flop with feedback which enables only one of its two input terminals, either SET or RESET to be active at any one time thereby eliminating the invalid condition seen previously in the SR flip flop circuit. Also when both the J and the K inputs are at logic level "1" at the same time, and the clock input is pulsed "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visaversa. These results in the JK flip flop acting more like a T-type toggle flip-flop when both terminals are "HIGH". Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period (T) must be kept as short as possible (high frequency). As this is sometimes not possible with modern TTL IC's the much improved Master-Slave JK Flip-flop was developed.$	\downarrow	0	1	0	1	Reset Condition	
Then the JK flip-flop is basically an SR flip flop with feedback which enables only one of its two input terminals, either SET or RESET to be active at any one time thereby eliminating the invalid condition seen previously in the SR flip flop circuit. Also when both the J and the K inputs are at logic level "1" at the same time, and the clock input is pulsed "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visaversa. These results in the JK flip flop acting more like a T-type toggle flip-flop when both terminals are "HIGH". Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period (T) must be kept as short as possible (high frequency). As this is sometimes not possible with modern TTL IC's the much improved Master-Slave JK Flip-flop was developed.	\downarrow	1	0	1	0	set Condition	
 two input terminals, either SET or RESET to be active at any one time thereby eliminating the invalid condition seen previously in the SR flip flop circuit. Also when both the J and the K inputs are at logic level "1" at the same time, and the clock input is pulsed "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visaversa. These results in the JK flip flop acting more like a T-type toggle flip-flop when both terminals are "HIGH". Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period (T) must be kept as short as possible (high frequency). As this is sometimes not possible with modern TTL IC's the much improved Master-Slave JK Flip-flop was developed. 	\downarrow	1	1	$\overline{\mathrm{Q}}_{\mathrm{n}}$	Qn	Toggle condition	
Differentiate between CISC and RISC and justify use of each of them in practice. 6M	two input to the invalid of Also when input is pul- versa. Thes terminals an Although th problems ca has time to possible (hi improved N	erminals condition both the sed "HIC e results re "HIGI nis circui alled "ra- go "OF gh frequ <u>Iaster-S</u>	s, eithe n seen e J and GH", tl s in the H". it is an ce" if t FF". To uency). Slave J	r SET or RE previously in the K inputs the circuit will be JK flip flop improvemen the output Q of avoid this to As this is so K Flip-flop	SET to be ad the SR flip f are at logic toggle" fro acting more ton the clock changes state the timing pu metimes not was develope	ctive at any one time thereby eliminating flop circuit. level "1" at the same time, and the clock om its SET state to a RESET state, or visa- e like a T-type toggle flip-flop when both ked SR flip-flop it still suffers from timing before the timing pulse of the clock input alse period (T) must be kept as short as possible with modern TTL IC's the much ed.	2M 6M
							1

The Truth Table for the JK Function

Page 13/21

2M



"Instruction Set Architecture" to where it was designed. The architectural design of the CPU is Reduced instruction set computing (RISC) and Complex instruction set computing (CISC). CISC has the capacity to perform multi-step operations or addressing modes within one instruction set. It is the CPU design where one instruction works several low-level acts. For instance, memory storage, loading from memory, and an arithmetic operation. Reduced instruction set computing is a Central Processing Unit design strategy based on the vision that basic instruction set gives a great performance when combined with a microprocessor architecture which has the capacity to perform the instructions by using some microprocessor cycles per instruction. The hardware part of the Intel is named as Complex Instruction Set Computer (CISC), and Apple hardware is Reduced Instruction Set Computer (RISC).


Sr. No.	CISC	RISC
1	A large number of instructions are present in the architecture.	Very fewer instructions are present. The number of instructions are generally less than 100.
2	Some instructions with long execution times. These include instructions that copy an entire block from one part of memory to another and others that copy multiple registers to and from memory.	No instruction with a long execution time due to very simple instruction set. Some early RISC machines did not even have an integer multiply instruction, requiring compilers to implement multiplication as a sequence of additions.
3	Variable-length encodings of the instructions.	Fixed-length encodings of the instructions are used.
4	Example: IA32 instruction size can range from 1 to 15 bytes.	Example: In IA32, generally all instructions are encoded as 4 bytes.
5	Multiple formats are supported for specifying operands. A memory operand specifier can have many different combinations of displacement, base and index registers.	Simple addressing formats are supported. Only base and displacement addressing is allowed.
6	CISC supports array.	RISC does not supports array.
7	Arithmetic and logical operations can be applied to both memory and register operands.	Arithmetic and logical operations only use register operands. Memory referencing is only allowed by load and store instructions, i.e. reading from memory into a register and writing from a register to memory respectively.
8	Implementation programs are hidden from machine level programs. The ISA provides a clean abstraction between programs and how they get executed.	Implementation programs exposed to machine level programs. Few RISC machines do not allow specific instruction sequences.
9	Condition codes are used.	No condition codes are used.
10	The stack is being used for procedure arguments and return addresses.	Registers are being used for procedure arguments and return addresses. Memory references can be avoided by some procedures.

4M




Q.6		Attempt any TWO of the following:	12Total Marks						
	(a)	Describe the concept of pipelining and process of physical address generation in 8086 microprocessor.	6M						
	Ans:	CONCEPT OF PIPELINING Fetching the next instruction while the current instruction executes is known as pipelining it means When first instruction is getting executed, second one's is decoded and third instruction code is fetched from memory. This process is known as pipelining. It improves speed of operation to great extent. Pipelining in 8086 Nonpipelined 8085							
		fetch1 exe1 fetch2 exe2							
		fetch1 exe1							
		Pipelined fetch2 exe2 8086 fetch3 exe3 Pipelined in 8086 microprocessor							
		To speed up program execution, the Bus Interface Unit(BIU) fetches as many as 6 instruction bytes ahead of time from the memory and these are held for execution unit in the (FIFO) group of registers called QUEUE. The BIU can fetch instruction bytes while EU is decoding or executing an instruction which does not require the use of buses. When the EU is ready for the next instruction, it simply reads the instruction from the QUEUE in the BIU. This is much faster than sending out addresses to system memory and waiting for the memory to send back the next instruction byte. The Queue is refilled when at least two bytes are empty as 8086 has a 16-bit data bus. In case of Branch instructions however, the instructions pre-fetched in the queue are of no use. Hence the QUEUE has to be dumped and new instructions are fetched from the destination addresses specified by the branch instructions.	3M						
		6 5 1 1 1 1 1 1 1 1 1 1 1 1 1							






MAHARASHTF (Autonomous) (ISO/IEC - 2700




	help of one relevant examples of each.	
Ans:	 SHIFT AND ROTATE INSTRUCTIONS In the 8086 microprocessor, we have 16-bit registers to handle our data. Sometimes, the need to perform some necessary shift and rotate operations on our data may occur according to the given condition and requirement. So, for that purpose, we have various Shift and Rotate instructions present in the 8086 microprocessor. 1) SHR : Shift Right The SHR instruction is an abbreviation for 'Shift Right'. This instruction simply shifts the mentioned bits in the register to the right side one by one by inserting the same number (bits that are being shifted) of zeroes from the left end. The rightmost bit that is being shifted is stored in the Carry Flag (CF). Syntax: SHR Register, Bits to be shifted Example: SHRAX, 2 	
	Working: 2) SAR : Shift Arithmetic Right The SAR instruction stands for 'Shift Arithmetic Right'. This instruction shifts the mentioned bits in the register to the right side one by one, but instead of inserting the zeroes from the left end, the MSB is restored. The rightmost bit that is being shifted is stored in the Carry Flag (CF). Syntax: SAR Register, Bits to be shifted Example: SAR BX, 5	INSTRU CTION:1 M
	Working: 2) SHL : Shift Left The SHL instruction is an abbreviation for 'Shift Left'. This instruction simply shifts the mentioned bits in the register to the left side one by one by inserting the same number (bits that are being shifted) of zeroes from the right end. The leftmost bit that is being shifted is stored in the Carry Flag (CF). Syntax: SHL Register, Bits to be shifted Example: SHLAX, 2	,EXAMPL E:1M EACH
	Working: 3) SAL : Shift Arithmetic Left The SAL instruction is an abbreviation for 'Shift Arithmetic Left'. This instruction is the same as SHL.	

MAHARASHTI (Autonomous) (ISO/IEC - 2700





= 0



functions as a counter which is decremented after each comparison. This will go on until CX



an an isa	tified)			

3. SCAS/SCASB/SCASW Instruction :

SCAS compares a string byte with a byte in AL or a string word with word in AX. The instruction affects the flags, but it does not change either the operand in AL (AX) or the operand in the 8086 String Instructions. The string to be 'scanned must be in the extra segment and DI must contain the offset of the byte or the word to be compared.

After the comparison DI will be automatically incremented or decremented according to direction flag, to point to the next element in the two strings (if DF = 0, SI and $DI \uparrow$) CX functions as a counter which is decremented after each comparison. This will go on until CX = 0. SCAS affects the AF, CF, OF, PF, SF and ZF flags.

Examples :

30					Scan a text string of 80
				÷	characters for a carriage
				;	return
	MOV	AL,	0 DH	;	Byte to be scanned for into AL
52	MOV	DI,	OFFSET TEXT STRING	;	Offset of string to DI
12	MOV	CX,	80	;	CX used as element counter
ALC:	CLD.	-		;	Clear DF, so DI
				. ;	autoincrements
	REPN	IE SC	CAS TEXT STRING	.,	Compare byte in string with
				;	byte in AL.

SCASB says compare 8086 String Instructions as bytes and SCASW says compare strings as words.

4. LODS/LODSB/LODSW Instruction :

This instruction copies a byte from a string location pointed to by SI to AL, or a word from a string location pointed to by SI to AX. LODS does not affect any flags. LODSB copies byte and LODSW copies a word.

Examples :

CLD	;	Clear	direct	ion	flag	so	SI
	;	is aut	toincre	ment	ed		
MOV SI, OFFSET S_STRING	;	Point	SI at	str	ring		
LODS S_STRING.							

5. STOS/STOSB/STOSW Instruction :

The STOS instruction copies a byte from AL or a word from AX to a memory location in the extra segment. DI is used to hold the offset of the memory location in the extra segment. After the copy, DI is automatically incremented or decremented to point to the next string element in memory. If the direction flag, DF, is cleared, then DI will automatically be incremented by one for a byte string or incremented by two for a word 8086 String Instructions. If the direction flag is set, DI will be automatically decremented by ono for a byte string or decremented by two for a word string. STOS does not affect any flags. STOSB copies byte and STOSW copies a word.

MOV DI, OFFSET D_STRING STOS D_STRING	; Point DI at destination string ; Assembler uses string name to ; determine whether string is of ; type byte or type word. If byte ; string, then string byte replaced ; with contents of AL. If word
MOV DI, OFFSET D_STRING STOSB	<pre>; string, then string word replaced ; with contents of AX. ; Point DI at destination string ; "B" added to STOS mnemonic ; directly tells assembler to ; replace byte in string with ; from AL. STOSW would tell assembler ; directly to replace a word in</pre>